



FIG. 3





FIG. 4



The diagram illustrates a servo control system 6. It features a Head No. setting block 30, a REG block 31, a Comparator block 32, a Calculator block 33, a Selector block 34, a Sample period memory block 35, a Gate time interval memory block 36, a Counter block 21, a Comparator block 22, a Gate generator block 23, a Head selector block 25, a Servo mark detector block 26, a Position signal detector block 27, a Position register block 28, and an MCU block 11. The system is controlled by a Reference clock and a Reset signal. The Head No. setting block 30 provides input to the REG block 31, the Calculator block 33, and the Head selector block 25. The REG block 31 outputs to the Comparator block 32 and the Calculator block 33. The Comparator block 32 outputs to the Selector block 34. The Calculator block 33 is connected to the Sample period memory block 35 and the Gate time interval memory block 36. The Selector block 34 outputs to the Gate generator block 23. The Counter block 21 receives a Reference clock input and outputs to the Comparator block 22. The Comparator block 22 outputs to the Gate generator block 23. The Gate generator block 23 outputs a Servo gate signal to the Servo mark detector block 26. The Head selector block 25 outputs a Head signal to the Servo mark detector block 26. The Servo mark detector block 26 outputs to the Position signal detector block 27. The Position signal detector block 27 outputs to the Position register block 28. The Position register block 28 outputs a Servo interrupt signal to the MCU block 11. The MCU block 11 outputs a Reset signal to the Counter block 21 and the Head No. setting block 30.

FIG. 8




FIG. 10

